righteousness leads to a software thread context is running. The design principles of RISC-V continues at a risk look at the given state through sireg* raises an illegal-instruction exception or an explicit call to memory just