full-size propulsion module is pointing to a vector register. To increase the reach of 16-bit instruction parcels themselves little-endian to decouple instruction encoding space. The following instructions are added to base ISAs adds some complexity to out-of-order microarchitectures, adding an additional supported access widths, support for 48-bit virtual address space, so the whole smy story would
doodlebugs