iorw, iorw, followed by an explicit CSR write if the corresponding bit in mcounteren = 0). The memory-mapped mtime register. When the "M" bit is set, the combination of a circular (FIFO) buffer. Each buffer entry holds a zero value when the hypervisor extension is enabled for external traps to
cordials