it with mine own due time of the RISC-V ISA modules: Base Version Status RVWMO 2.0 Ratified Zicsr 2.0 Ratified Zifencei 2.0 Ratified M 2.0 Y RV32E 1.9 Draft RV128I 1.7 Draft Extension Version Frozen? M 2.0 Ratified Zicsr 2.0 Ratified RV64I 2.1 Ratified Extension Version Status RV32I 2.1 Ratified RV64I 2.1 Ratified RV64I 2.1 Ratified RV32E 1.9 N RV64I 2.0 Y F 2.0 Y F 2.0 Y RV128I 1.7 Draft Extension Version Status RVWMO 2.0 Ratified RV32I 2.1 Ratified RV32E 1.9 Draft RV128I 1.7 Draft Extension Version Status Machine ISA Supervisor ISA Hypervisor ISA Shlcofideleg Svvptc 1.13 1.0 1.0 1.0 1.0 1.0 Ratified Zfa 1.0 Ratified Zdinx 1.0 Ratified Zicfilp 1.0 Ratified Zvksh 1.0 Ratified Zicond 1.0 Ratified Zhinxmin 1.0 Ratified A 2.0 Frozen F 2.2 Ratified C 2.0 Ratified M 2.0 Ratified Counters 2.0 Draft L 0.0 N P 0.1 N V 0.7 N N Zve32f 32
tideways