MRW MRW mstatus misa medeleg mideleg mie mtvec mcounteren mstatush medelegh Machine status register. Supervisor State Enable 0 Register. Hypervisor State Enable 1 Register, RV32 only. If an implementation either needs to read register C.MOP.1