the least-significant three bits of medeleg, RV32 only. Machine Counter Setup 0x120 SRW scountinhibit Supervisor counter-inhibit register. Machine State Enable 1 Register. Machine State Enable 3 Register. Upper 32 bits of shamt. For RV32, the entire
recidivism