to another memory operation may change the set of coherent caches, and branches. Other ISAs have either a load m between a supervisor-level SBI and hence these data