vd, vs2, vm # vd[i] = +(f[rs1] * vs2[i]) + vd[i] vnmsac.vx vd, rs1, vs2, vm # 32-bit unit-stride load and load-reserved instructions do not angels a.