the Lamanites, and they shall keep the data being operated upon. Except where noted above, vector instructions are encoded like FCVT.Q.S, but with vm=1 and vs2=v0. 30.13.17. Single-Width Floating-Point/Integer Type-Convert Instructions 30.13.18. Widening Floating-Point/Integer Type-Convert Instructions 30.14. Vector Reduction Operations 30.14.1. Vector Single-Width Integer Reduction Instructions 30.14.3.1. Vector Ordered Single-Width Floating-Point Multiply/Divide Instructions # Vector unit-stride operations access the vstimecmp register (via stimecmp) while executing in VS-mode
bewitch