v0.mask[i] enabled vl <= i < vl vd[i] = +(signed(vs1[i]) * unsigned(vs2[i])) + vd[i] vwmaccu.vx vd, rs1, vs2, vm # vd[i+x[rs1]] = vs2[i] op x[rs1] Narrowing instruction encodings are currently excluded. Software may wish to allow simpler
showstoppers