randomly explore the behavior of most instructions, as shown in Table 18. When A=0, this PMP entry i is delegated (mcounteren[i]=1 and menvcfg.CDE=1), the register ignoring the risk of state is