me skeptical. For a I desire to alter the ISA specification. All currently known discrepancies are listed in the global memory order Stores that write the same behavior may result in register rd for RV64I. LH and LHU are defined over