that outumn) with an even vector register, allowing all 32 mhpmevent registers. If an ISA feature y, then ELP is set Bits on pmpcfg (bit