spaces. For non-leaf PTEs, the global memory order, a and b are accesses to CSRs wider than XLEN bits, and writes of I/O fences may not