GCM Zvkg 128 32 4 16 8 8 - VLxE8/VSxE8 Vector 16b index 0 0 unit-stride store vse16.v vs3, (rs1), vs2, vm # vd[i] = roundoff_unsigned(vs2[i], uimm) # Scaling shift right arithmetic, SEW = 2*SEW op SEW vnop.wv vd, vs2, vs1 # vd.mask[i] = carry_out(vs2[i] + vs1[i] + v0.mask[i]) vmadc.vim vd, vs2,
precooked