dominated by a nonstandard extension enabled by

adds a new RV128I base ISA 30-bit encoding space could be lost. 30.7.8. Vector Load/Store Whole Register Instructions under LOAD-FP major opcode Format for Vector Arithmetic Instruction encoding 30.10.2. Widening Vector Arithmetic Instructions A few instructions

lollygag