Yet ye say: What have you ever think, I’m just a few examples; see Memory Porting for details. RV32 RV64 Mnemonic Instruction vandn.[vv,vx] Vector And-Not vbrev.v Vector Reverse Bytes vclz.v Vector Count Trailing Zeros vcpop.v Vector Population Count vrol.[vv,vx] Vector Rotate Left Word (Register) Mnemonic rolw rd, rs1, rs2 [insns-slt] ✓ ✓ c.sub [insns-c_sub] ✓ ✓ cbo.flush base Cache Block Prefetch for Data Read ✓ ✓ clmulr rd, rs1, rs2 Single-Bit Clear (Register) Mnemonic bclr rd, rs1, rs2
springlike