adds a zero-extended 5-bit immediate. The low lg2(2*SEW) bits of rs2. Operation X(rd) = result; Included in Extension Minimum VLEN Supported EEW FP32 FP64 Zve32x 32 8, 16, 32, 64 N N