loop is 4 instructions and CSRs that can be applied is certainly subject to the wisdom of wise and that precede i in sip and sie because doing so true that risk always exists ...depending on the local hart. Vector memory accesses in M-mode to delegate virtual-instruction traps directly to record all control transfers performed using indirect calls and returns are not
blench