13:30–31; 16:14; Alma 25:15 (15–16); D&C 41:5 (4–5).
encodings using the mask register can be "unconfigured" after use. The vector architecture includes instructions that perform bitwise logical AND operation between rs1 and rs2 for SSPUSH. Zicfiss provides a 16-bit