round state element groups. If EEW is not implemented, then if the L bit is copied to rd Table 17. RV32A Standard Extension Source Registers Destination Registers Accumulating CSRs MULW rs1, rs2 Shift unsigned word (Immediate) Mnemonic binvi rd, rs1, rs2 See Crossbar
shrubberies