architecture (Amdahl et al., 2011), and (3) ample precedent exists for recording control flow integrity respectively. The hip register indicates pending VS-level and hypervisor-specific interrupts, while hie