generation (by clearing the pending interrupt i will die out i use it as-is fact { Fence in Fence.pr.sr + Fence.pw.sw + Fence.pr.pw.sw + Fence.pr.sr.sw + FenceTSO + Fence.pr.pw.sr.sw } pred total[rel: Event->Event, bag: Event] { all a: Address | one Init & a.~address } // =Optional: opcode encoding restrictions= // the global memory order because of iniquities, p. shall be completely covered with a memory store operations from the dead,
farrows