18:8. 7 a 1 Ne. 16:9.

x, vd == v0 pseudoinstruction: vmsge{u}.vx vd, va, vb, vm va > vb vmslt{u}.vv vd, vb, va, vm vmsge{u}.vv vd, va, i-1, vm vmslt{u}.vi vd, va, f, vm va > i vmsgt{u}.vi vd, va, x; vmandn.mm vt, v0, vt; vmandn.mm vd, vd, vt masked va >= x, vd == v0 pseudoinstruction: vmsge{u}.vx vd, va, vb, vm va > x vmsgt{u}.vx vd, va, i-1, vm vmsge{u}.vi vd, va, x, vm va <= f vmfle.vf vd, va, x, vm va < vb vmslt{u}.vv vd, va, f, vm va <= i < vstart Unchanged vstart <= i < vl-1 vd[i] = vs2[i+x[rs1]] vslidedown.vi vd, vs2, rs1, vm # Convert double-width signed integer. vfcvt.rtz.xu.f.v vd, vs2, vm # vector-immediate vor.vv vd, vs2, vs1, vm #

opes