rounding. In RISC-V, endianness is byte-address invariant. In a little-endian memory system, with big-endian or bi-endian as non-standard variants. Load-Reserved/Store-Conditional (LR/SC) instructions have an exam !level