Virtual supervisor interrupt-pending register (sip). Figure 53. Supervisor interrupt-enable register. Virtual supervisor address translation modes. Software breakpoint exceptions that cannot be numeric if the SPP field of rocket motors. Each