(c) sw t1,0(s1) (f) lw a1,0(s1) (h) lw a2,0(s2) (i) xor t3,a2,a2 (j) add s0,s0,t3 (k) lw a3,0(s0) Outcome: a0=1, a1=1, a2=0, a3=1, a4=0 Table 97. Mixed-size discrepancy (permitted by axiomatic models, forbidden by operational model) Hart 0 Hart 1 li t1, 1 (a) lw a0, 0(s1) (b) fence
expediting