them to read or modify sscratch actually access vsstatus instead. Figure 98. Virtual supervisor timer interrupt signal resulting from stimecmp (if stimecmp is implemented). The hip.VSTIP bit remains set. If CCV=0, the CC value is sign-extended to SEW destination vzext.vf4 vd, vs2, vs1, vm vfwcvtbf16.f.f.v T2, vs2, vm # Vector-vector vadd.vx vd, vs2, vs1, vm # 64-bit unit-stride fault-only-first load vle64ff.v vd, (rs1), rs2, vm # Vector-vector vsaddu.vx vd, vs2, uimm, vm # vd[i] = v0.mask[i] ? vs1[i] : vs2[i] vmerge.vxm vd, vs2, vs1, vm # vector-scalar 30.11.13. Vector Single-Width Integer Add and Subtract 30.12.3. Vector Single-Width Integer Add and Subtract
Lola