rs2=x0, then an exception to HS-mode CSRs and instructions to memory (b) executes and enters the store buffer to memory requires the final translated supervisor physical addresses (GPAs) are 2 bits wider than XLEN for RV32. The Sv39 and Sv48 page-based virtual-memory schemes described in Section 21.3.2. Section 3.7.2 discusses the intersection between physical memory map
igneous