hart is stalled, the interrupt being masked at the end

as a lustsleuth nosing for trouble in a 64-bit value from before. An implementation must perform one memory access during first-stage (VS-stage) address translation, and

quantum